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 Abstract-- To handle with the DC line faults in a DC grid, 
this paper proposed an active current-limiting controller for 
hybrid MMC. With this active current-limiting control 
strategy, the requirement of interruption current of DCCB 
will be significantly decreased, and the investment of DC 
grid will be reduced obviously. Firstly, the control 
architecture of active current-limiting controller is 
disclosed. To avoid the overvoltage of submodule capacitors 
during DC fault, a dynamic limiter for the reference value 
of the DC current controller is proposed. To decrease the 
peak of fault current, the feedforward controller of DC 
voltage is put forward. The decoupling controllability of the 
AC/DC voltage of hybrid MMC is disclosed. The current-
limiting mechanism of the active current-limiting controller 
is analysis. Then, the validity of the active current-limiting 
control strategy is verified by RTDS.  
 
Index Terms—DC grid, DC fault, Hybrid MMC, Active 
current-limiting control.  
I.  INTRODUCTION 
DC grid has a good application prospect in integration, 
transmission, and grid-connection of the large-scale wind 
power and photovoltaic. Due to the necessity for large-
scale development and utilization of offshore wind power 
and photovoltaic, the technical requirements of DC grid 
using the overhead lines are more urgent [1]-[2]. 
Compared with the cable, the probability of short-circuit 
fault of the overhead line increases significantly.  
At present, the methods to handle the fault of the 
overhead line in the DC grid are to isolate fault passively 
by high-speed and large-interruption capacity DC circuit 
breaker (DCCB) [3]-[5]. Once short-circuit fault on DC 
line, the fault current that is several times higher than 
rated current must be interrupted within 5ms [6]. 
However, it is challenging to develop a high-speed and 
large-interruption capacity DCCB to meet the above 
requirements. Whether it is a hybrid DCCB or a 
mechanical DCCB, its effectiveness and reliability still 
need to be verified by HVDC engineering. Crucially, 
even if the functionalities and performance of DCCBs 
meet the requirements, it is still very costly. The DC grid 
is uneconomic because of a large amount of DCCBs has 
been implemented, which make it challenging to 
popularize and application of DC grid.  
Another way to handle the DC fault is to use the 
converter with fault blocking function[7]-[9], such as the 
hybrid MMC consisting of a half bridge sub-module 
(HBSM) and full bridge sub-module (FBSM) or clamp 
double sub-modules (CDSM). Once the fault occurs, all 
converters are blocked to isolate the fault current. The 
DC grid is isolated from the AC grid during the blocking 
of the converters, and the restart process of the DC grid is 
complicated, resulting in relatively long power recovery 
time, which may lead to the problem of stability of the 
AC system.  
In terms of the protection methods for the DC lines 
fault, a non-unit fault protection principle based on the 
initial wave as well as the reflected waves to improve the 
protection sensitivity in high impedance faults is 
proposed in [13]. A new whole-line quick-action 
protection principle for HVDC transmission lines is 
presented in [14]. Besides, there are many protection 
methods for the DC lines fault are discovered in [15]-[17]. 
New approaches are urgently required to deal with the 
overhead line fault of the DC grid. Many current-limiting 
control strategies without blocking the converter are 
proposed in [10]-[12]. To ride through a pole-to-ground 
dc fault without bringing dc bias at the neutral point of 
the interface transformer, a pole-to-ground dc fault ride 
through strategy is proposed in [11]. The proposed 
control scheme enables a monopole symmetrical hybrid 
MMC-HVDC system to behave like a bi-pole system, 
thus provides an attractive approach with high robustness 
and system availability for applications in future HVDC 
systems.  
As for the hybrid MMC composed of the HBSM and 
FBSM, the advanced control strategy can be designed to 
achieve the purpose of active current-limiting of fault 
current during the DC fault, supplemented by the DCCB 
with slow interruption speed and low interruption 
capacity to clear the DC fault.  
An active current-limiting control strategy to handle 
DC fault of overhead line in the DC grid is proposed in 
the paper. The decoupling controllability of the AC/DC 
voltage of hybrid MMC is disclosed. The current-limiting 
mechanism of the active current-limiting controller is 
analysis. The effectiveness and feasibility of the control 
strategy are verified by the RTDS.  
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Fig. 1 The single-phase topology of hybrid MMC 
II.  THE DECOUPLING CONTROLLABILITY OF THE AC/DC 
VOLTAGE OF THE HYBRID MMC 
The single-phase topology of hybrid MMC is shown in 
Fig. 1, and its arm bridge is composed of NF full bridge 
submodule (FBSM) and NH half bridge submodule 
(HBSM) connected in series. To simplify the analysis, NF 
= NH is taken in this paper. R0 and L0 are the equivalent 
inductance and equivalent resistance of bridge arm, 
respectively. The AC output voltage of the hybrid MMC 
is defined as:  
dcn
ac vcos( )
2
V
v M t = +      (1) 
Where, Mac is the AC modulation ratio. Vdcn is rated 
DC voltage. θv is the phase difference between the AC 
output voltage of hybrid MMC and the voltage of Point 
of Common Coupling (PCC). The voltage across the R0 
and L0 are ignored when the MMC operated in steady-
state. Then the voltage across the upper bridge arms and 
the lower bridge arms, respectively, can be expressed as: 
p dc
n dc
2
2
v V v
v V v
= −
= +
  (2) 
Where, Vdc is DC voltage. It is assumed that the number 
of inserted submodules of the upper and lower bridge arm 
at a specific moment is Np and Nn, respectively. And it is 
considered that the voltage sharing algorithm for the 
submodule capacitor is suitable, and the average voltage 
of all submodules capacitor is denoted as Vcavg. If the 
fluctuation of the submodule capacitor voltage is ignored 
(generally less than 5%), then the Vdc can be obtained 
from (2),  
dc p n p n cavg=( )V v v N N V= + +   (3) 
It can be seen from (3) that Vdc can be adjusted by 
controlling (Np + Nn) when Vcavg remains constant. Mdc is 
defined as dc modulation ratio. The Varmdc is defined as 
the dc component of the sum of the capacitance voltages 
of all sub-modules in the bridge arm unit, hereinafter 
referred to as bridge arm capacitance voltage, which 
represents the energy storage of the bridge arm unit. Vdc is 
further expressed as: 
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(4) 
Where, Nsm is the number of submodules in the bridge 
arm. Vci_dc is the DC component of the voltage of 
submodule capacitor. When the number of HBSM equals 
to the number of FBSM in the arm bridge, the range of 
dynamic adjustment for Mdc is [-0.1, 1.0]. Therefore, the 
output range of Varmdc is [-0.1Vdcn, Vdcn]. According to 
equation (4), if the Varmdc is controlled to Vdcn, the Vdc is 
variable by adjusting the Mdc. Formula (1) can be further 
expressed as 
dc armdc
ac cos( )
2
v
M V
v M t = +   (5) 
According to equation (4), when the Varmdc is 
controlled around the Vdcn, the output voltage Vdc of the 
hybrid MMC is determined by Mdc. And the range of 
dynamic regulation of Mdc depends on the number ratio 
between HBSM and FBSM in the arm bridge. Mac 
determines AC output voltage v. Therefore, equations (4) 
and (5) represent the decoupling controllability of 
AC/DC output voltage of hybrid MMC. 
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Fig. 2 Active current-limiting control 
 
 III.  ANALYSIS OF ACTIVE CURRENT-LIMITING CONTROL 
MECHANISM OF HYBRID MMC 
For the single converter shown in Fig. 1, The line 
voltage Vline drops to zero (only the metallic short circuit 
fault is considered in this paper) after the fault occurs. 
The control strategy of power station switches to the DC 
current control directly after the delay time of hundreds 
of microseconds When DC fault is detected. The DC bus 
voltage, Vdc, of the converter will be damping to zero 
nonlinearly since the DC current controller. And the 
decay process of DC voltage typically remains from 
milliseconds to tens of milliseconds (depending on the 
time constant of DC current control loop). The converter 
will inject continuously the short-circuit current, Idc, to 
the fault position before the Vdc drops to zero. Idc reaches 
peaks when Vdc equals Vline. Due to a large number of 
converter stations in the DC grid, high fault current will 
be detected in the fault line during the fault. It will 
increase significantly the interruption capacity of DCCB 
located in the faulted lines. If the electrical parameters in 
the fault loop remain constant, the faster the Vdc decreases 
to zero, the lower the peak value of Idc. Therefore, by 
adding the feedforward controller of Vdc in DC current 
controller, the active current-limiting control, as shown in 
Fig. 2 can accelerate the attenuation rate of Vdc and 
reduce the peak value of DC current in faulted line. And 
thereby reduce the requirement of interruption capacity of 
DCCB.  
The DC current controller diagram can be obtained 
when the DC voltage feedforward controller is taken into 
account, as shown in Fig. 3. The s-domain expression of 
the DC current idc is 
( )dc 1 dcref 2 line 3 dc(s) (s) (s)I s G I G V G V= − +       (6) 
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where, L=Ldc+2Larm/3, and R=Rdc+2Rarm/3. Ldc and Rdc 
represent the total inductance and its equivalent resistance 
respectively, and Larm and Rarm represent the arm bridge 
inductance and its equivalent resistance respectively. It 
can be seen from (6) that Idc actually consists of three 
parts: steady-state component (G1(s)Idcref), fault 
component (-G2(s)Vline) and feedforward component 
(G3(s) Vdc. After the DC fault, the Vline decreases to zero, 
while the Vdc decay nonlinearly to zero after the delay 
time of several ms. The G1(s)Idcref is determined by the 
operating state of the DC grid before DC fault. The -
G2(s)Vline is determined by the dynamic characteristics of 
Vline. The Vdc and Vline have similar attenuation 
characteristics after the fault. By comparison (8) and (9)
, it can be seen that the size of the fault component and 
feedforward component is relatively close if the 
feedforward coefficient of KFF is 0.95 and the difference 
of dynamic characteristics between Vdc and Vline is 
ignored. It can be considered that the feedforward 
component will offset part of the fault component, thus 
reducing the DC overcurrent peak after the fault.  
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Fig. 3 DC current control block with DC voltage feedforward controller 
IV.  SIMULATION VERIFICATION 
To verify the performance of the active current 
limiting controller, a unipolar converter test system as 
shown in Fig. 4 is established. The arm of the hybrid 
MMC contains 95 HBSM and 95 FBSM. The length of 
the overhead line based on Frequency dependent model is 
103km. The parameters of the simulation system are 
shown in TABLE 1. The hybrid MMC transfers 1.5GW 
DC power to the Vdc2 in steady-state. The permanent pole 
to pole metallicity short-circuits fault that located in 
103km from the DC bus is applied at the moment of 2s.  
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Fig. 4  Simulation system based on Hybrid MMC 
TABLE 2  
PARAMETERS FOR REAL TIME SIMULATION 
parameters rated value 
MMC rated capacity 1.5GW 
Rated DC voltage (Vdc2) 500 KV 
Rated voltage of AC system 230 KV 
transformer ratio 230KV/290KV 
Bridge arm inductance 15mH 
Submodule capacitance value 15μF 
The number of FBSM for each arm 95 
The number of HBSM for each arm 95 
 
Fig. 5 (a) shows the reference value, Idcref, and the 
actual value of DC current, Idcpu, during the DC fault. 
Once the DC fault is detected, the DC outer loop switches 
from DC power control mode to direct current control 
mode. After 0.5s, Idcref reduces from 1.0pu to 0. It can be 
seen that Idcpu can track the target control curve of Idcref, 
and the DC overcurrent is less than 25% during the 
current limiting control.  
Fig. 5 (b) shows the upper and lower arm currents of 
phase A. After the DC fault, the DC power is reduced to 
zero. To maintain the balance of the active power of arm 
and prevent the overvoltage of the sub-module capacitor, 
the AC current controller will reduce the active current 
reference, thus reducing the active power absorbed by the 
converter from the AC system. Therefore, the base 
frequency component of the arm current will rapidly 
decrease to zero. Meanwhile, the DC component of the 
current of arm bridge decreases with the reduction of the 
 DC current. Fig. 5 (b) shows that it has almost no obvious 
overcurrent for the current of the arm during the DC fault. 
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Fig. 5 Dynamic characteristics of single converter during the fault 
V.  REAL-TIME SIMULATION VERIFICATION OF ACTIVE 
CURRENT -LIMITING CONTROL BASED ON RTDS 
To verify the effectiveness of the active current-
limiting control, a real-time simulation experiment 
platform based on RTDS is established of hybrid MMC-
HVDC. RTDS is used to simulate the main circuit of the 
system. The pole control cabinet and the valve control 
cabinet are used to realize the pole control and the valve 
control algorithm. The man-machine interaction system is 
used to issue the control instructions, as well as to 
monitor the system operation condition and call operation 
data. Fig. 7  shows the schematic diagram of the main 
circuit of the system. Table 3 shows the parameters of the 
system. MMC1 controls DC power, MMC2 controls DC 
voltage. t=0.2s, AC circuit breaker BRK is closed to 
simulate the permanent bipolar short-circuit fault. Fig. 8 
shows the experiment results of MMC1 and MMC2.  
TABLE 3  
PARAMETERS FOR REAL TIME SIMULATION 
parameters rated value 
MMC rated capacity 10MW 
Rated DC voltage (Vdcn) ±10kV 
Rated voltage of AC system 10 kV 
transformer ratio 10kV/10kV 
Bridge arm inductance 12mH 
Submodule capacitance value 3360μF 
Delay time of controller 200us 
Rated voltage of submodule capacitance 0.833 kV 
DC limiting-current inductance 32.8mH 
The number of FBSM for each arm 12 
The number of HBSM for each arm 12 
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Fig. 6 The photo of real time simulation system. 
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Fig. 7 Main circuit principle diagram of real time simulation system. 
 
When the pole controller and protection (PCP) of 
MMC1 detects the drops of DC voltage, the DC voltage 
feedforward controller reduces rapidly the dc voltage 
modulation ratio Mdc, thus reducing the DC bus voltage  
(Vdcp1, Vdcp2) of MMC1 to adopt the external dc voltage 
(Vlinep, Vlinen). 
It can be seen that the AC current (Ia1, Ib1, Ic1) at the 
valve side of the converter valve and the current of a-
phase upper and lower bridge arms (Iap1, Ian1) had no 
obvious overcurrent after the fault. At the same time, the 
voltage of the sub-module capacitance has no obvious 
overvoltage. once the active current feedforward 
controller detects the drop of DC power Pdcpu, it will 
reduce the active current instruction Idcref1, resulting in 
the reduction of the total active current instruction Idcref, 
thus reducing the active power absorbed by MMC1 from 
the ac system and reducing the capacitance overvoltage 
level of the sub-module.  
 As the delay of PCP (approximately 50us) makes Mdc 
unable to respond to the change of external DC voltage in 
real time, the dc current (Idcp1, Idcn1) appears a certain 
overcurrent, and its peak value is within 1.5pu. During 
the process of dc fault current (Idcp1) rising to the peak 
and starting to decline, the dc bus voltage (Vdcp1) appears 
negative value due to the reversal of voltage direction at 
both ends of the current-limiting inductance Ldc. Vdcp1 
gradually returns to zero after Idcp1reaches steady state. 
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Fig. 8 The experimental results of MMC1 
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Fig. 9 The experimental results of MMC2 
VI.  CONCLUSIONS 
An active current-limiting control strategy to handle 
DC fault of overhead line in the DC grid is proposed in 
the paper. By adding the feedforward controller of Vdc in 
DC current controller, the active current-limiting control 
can accelerate the attenuation rate of the DC voltage and 
reduce the peak value of DC current in the faulted line. 
And thereby reduce the requirement of interruption 
capacity of DCCB. The effectiveness and feasibility of 
the control strategy are verified by the RTDS.  
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